



PATENT

#13  
C  
6

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Sehat Sutardja                          Art Unit : 2826  
Serial No. : 09/966,914                          Examiner : Alexander Williams  
Filed : September 27, 2001  
Title : IMPROVED INTEGRATED CHIP PACKAGE HAVING INTERMEDIATE SUBSTRATE

Commissioner for Patents  
Washington, D.C. 20231

REQUEST FOR CORRECTION OF FORM PTO-892

Applicant submits that in the 7/31/02 Office Action the Examiner cited US Patent No. 5,311,402 (Kobayashi), but did not include the Kobayashi reference on the PTO-892 form. Applicant respectfully requests that the Examiner list the Kobayashi reference on the PTO-892 form, initial the entry to indicate that the reference has been cited, and send to Applicant a revised version of form PTO-892.

Respectfully submitted,

Date: January 16, 2003

Joseph L. Stevenson  
Reg. No. 43,163

Please address all correspondence to:

Eric B. Janofsky  
General Patent Counsel  
Marvell Semiconductor, Inc.  
700 First Avenue, Mail Stop 509  
Sunnyvale, CA 94089  
General Telephone Number (408) 222-2500  
Facsimile (408) 752-9034  
Customer No. 23624

RECEIVED  
MAR - 6 2003  
TECHNOLOGY CENTER 2800

## CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR §1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit

January 16, 2003

Signature

Joseph L Stevenson  
Typed or Printed Name of Person Signing Certificate